```
__ _ __ ___ _________
/ / (_) /____ / _ \/ ___/ _/__
/ /__/ / __/ -_) ___/ /___/ // -_)
/____/_/\__/\__/_/ \___/___/\__/
Copyright 2015-2022 / EnjoyDigital
A small footprint and configurable PCIe core
powered by Migen & LiteX
```
[](https://github.com/enjoy-digital/litepcie/actions) 
[> Intro
--------
LitePCIe provides a small footprint and configurable PCIe core.
LitePCIe is part of LiteX libraries whose aims are to lower entry level of
complex FPGA cores by providing simple, elegant and efficient implementations
of components used in today's SoC such as Ethernet, SATA, PCIe, SDRAM Controller...
Using Migen to describe the HDL allows the core to be highly and easily configurable.
LitePCIe can be used as LiteX library or can be integrated with your standard
design flow by generating the verilog rtl that you will use as a standard core.
<p align="center"><img src="https://github.com/enjoy-digital/litepcie/raw/master/doc/architecture.png" width="800"></p>
[> Features
-----------
PHY:
- Xilinx Ultrascale(+) (up to PCIe Gen3 X16).
- Xilinx 7-Series (up to PCIe Gen2 X8).
- Intel Cyclone5 (up to PCIe Gen2 X4).
- 64/128/256/512-bit datapath.
- Clock domain crossing.
Core:
- TLP layer.
- Reordering.
- MSI (Single, Multi-vector)/MSI-X.
- Crossbar.
Frontend:
- DMA (with Scatter-Gather).
- MMAP (AXI/Wishbone Slave/Master).
Software:
- Linux Driver (MMAP and DMA).
[> FPGA Proven
---------------
LitePCIe is already used in commercial and open-source designs:
- 3G-SDI Capture/Playback board: http://www.enjoy-digital.fr/experience/pcie_3g_sdi.jpg
- SDR MIMO 2x2 board: https://www.amarisoft.com/products-lte-ue-ots-sdr-pcie/#sdr
- SDR MIMO 4x4 board: http://www.enjoy-digital.fr/experience/pcie_ad937x.jpg
- SDR CPRI board: http://www.enjoy-digital.fr/experience/pcie_sfp.jpg
- PCIe TLP sniffer/injector: https://ramtin-amin.fr/#nvmedma
- and others commercial designs...
[> Possible improvements
------------------------
- add standardized interfaces (AXI, Avalon-ST)
- add Intel Stratix support
- add Lattice support
- add more documentation
- ... See below Support and consulting :)
If you want to support these features, please contact us at florent [AT]
enjoy-digital.fr.
[> Getting started
------------------
1. Install Python 3.6+ and FPGA vendor's development tools.
2. Install LiteX and the cores by following the LiteX's wiki [installation guide](https://github.com/enjoy-digital/litex/wiki/Installation).
3. You can find examples of integration of the core with LiteX in LiteX-Boards and in the examples directory.
[> Tests
--------
Unit tests are available in ./test/.
To run all the unit tests:
```sh
$ ./setup.py test
```
Tests can also be run individually:
```sh
$ python3 -m unittest test.test_name
```
[> License
----------
LitePCIe is released under the very permissive two-clause BSD license. Under
the terms of this license, you are authorized to use LiteEth for closed-source
proprietary designs.
Even though we do not require you to do so, those things are awesome, so please
do them if possible:
- tell us that you are using LitePCIe
- cite LitePCIe in publications related to research it has helped
- send us feedback and suggestions for improvements
- send us bug reports when something goes wrong
- send us the modifications and improvements you have done to LitePCIe.
[> Support and consulting
-------------------------
We love open-source hardware and like sharing our designs with others.
LitePCIe is developed and maintained by EnjoyDigital.
If you would like to know more about LitePCIe or if you are already a happy
user and would like to extend it for your needs, EnjoyDigital can provide standard
commercial support as well as consulting services.
So feel free to contact us, we'd love to work with you! (and eventually shorten
the list of the possible improvements :)
[> Contact
----------
E-mail: florent [AT] enjoy-digital.fr
Raw data
{
"_id": null,
"home_page": "http://enjoy-digital.fr",
"name": "litepcie",
"maintainer": "",
"docs_url": null,
"requires_python": "~=3.6",
"maintainer_email": "",
"keywords": "HDL ASIC FPGA hardware design",
"author": "Florent Kermarrec",
"author_email": "florent@enjoy-digital.fr",
"download_url": "https://files.pythonhosted.org/packages/de/f4/4f8a776940c4415e8a32ed2fdc4f0ce945e3ca63c2f3835fa0e5a5c254a7/litepcie-2022.12.tar.gz",
"platform": null,
"description": "```\n __ _ __ ___ _________\n / / (_) /____ / _ \\/ ___/ _/__\n / /__/ / __/ -_) ___/ /___/ // -_)\n /____/_/\\__/\\__/_/ \\___/___/\\__/\n\n Copyright 2015-2022 / EnjoyDigital\n\n A small footprint and configurable PCIe core\n powered by Migen & LiteX\n```\n\n[](https://github.com/enjoy-digital/litepcie/actions) \n\n\n[> Intro\n--------\nLitePCIe provides a small footprint and configurable PCIe core.\n\nLitePCIe is part of LiteX libraries whose aims are to lower entry level of\ncomplex FPGA cores by providing simple, elegant and efficient implementations\nof components used in today's SoC such as Ethernet, SATA, PCIe, SDRAM Controller...\n\nUsing Migen to describe the HDL allows the core to be highly and easily configurable.\n\nLitePCIe can be used as LiteX library or can be integrated with your standard\ndesign flow by generating the verilog rtl that you will use as a standard core.\n\n<p align=\"center\"><img src=\"https://github.com/enjoy-digital/litepcie/raw/master/doc/architecture.png\" width=\"800\"></p>\n\n[> Features\n-----------\nPHY:\n - Xilinx Ultrascale(+) (up to PCIe Gen3 X16).\n - Xilinx 7-Series (up to PCIe Gen2 X8).\n - Intel Cyclone5 (up to PCIe Gen2 X4).\n - 64/128/256/512-bit datapath.\n - Clock domain crossing.\n\nCore:\n - TLP layer.\n - Reordering.\n - MSI (Single, Multi-vector)/MSI-X.\n - Crossbar.\n\nFrontend:\n - DMA (with Scatter-Gather).\n - MMAP (AXI/Wishbone Slave/Master).\n\nSoftware:\n - Linux Driver (MMAP and DMA).\n\n[> FPGA Proven\n---------------\nLitePCIe is already used in commercial and open-source designs:\n- 3G-SDI Capture/Playback board: http://www.enjoy-digital.fr/experience/pcie_3g_sdi.jpg\n- SDR MIMO 2x2 board: https://www.amarisoft.com/products-lte-ue-ots-sdr-pcie/#sdr\n- SDR MIMO 4x4 board: http://www.enjoy-digital.fr/experience/pcie_ad937x.jpg\n- SDR CPRI board: http://www.enjoy-digital.fr/experience/pcie_sfp.jpg\n- PCIe TLP sniffer/injector: https://ramtin-amin.fr/#nvmedma\n- and others commercial designs...\n\n[> Possible improvements\n------------------------\n- add standardized interfaces (AXI, Avalon-ST)\n- add Intel Stratix support\n- add Lattice support\n- add more documentation\n- ... See below Support and consulting :)\n\nIf you want to support these features, please contact us at florent [AT]\nenjoy-digital.fr.\n\n[> Getting started\n------------------\n1. Install Python 3.6+ and FPGA vendor's development tools.\n2. Install LiteX and the cores by following the LiteX's wiki [installation guide](https://github.com/enjoy-digital/litex/wiki/Installation).\n3. You can find examples of integration of the core with LiteX in LiteX-Boards and in the examples directory.\n\n[> Tests\n--------\nUnit tests are available in ./test/.\nTo run all the unit tests:\n```sh\n$ ./setup.py test\n```\n\nTests can also be run individually:\n```sh\n$ python3 -m unittest test.test_name\n```\n\n[> License\n----------\nLitePCIe is released under the very permissive two-clause BSD license. Under\nthe terms of this license, you are authorized to use LiteEth for closed-source\nproprietary designs.\nEven though we do not require you to do so, those things are awesome, so please\ndo them if possible:\n - tell us that you are using LitePCIe\n - cite LitePCIe in publications related to research it has helped\n - send us feedback and suggestions for improvements\n - send us bug reports when something goes wrong\n - send us the modifications and improvements you have done to LitePCIe.\n\n[> Support and consulting\n-------------------------\nWe love open-source hardware and like sharing our designs with others.\n\nLitePCIe is developed and maintained by EnjoyDigital.\n\nIf you would like to know more about LitePCIe or if you are already a happy\nuser and would like to extend it for your needs, EnjoyDigital can provide standard\ncommercial support as well as consulting services.\n\nSo feel free to contact us, we'd love to work with you! (and eventually shorten\nthe list of the possible improvements :)\n\n[> Contact\n----------\nE-mail: florent [AT] enjoy-digital.fr\n",
"bugtrack_url": null,
"license": "BSD",
"summary": "Small footprint and configurable PCIe core",
"version": "2022.12",
"split_keywords": [
"hdl",
"asic",
"fpga",
"hardware",
"design"
],
"urls": [
{
"comment_text": "",
"digests": {
"blake2b_256": "def44f8a776940c4415e8a32ed2fdc4f0ce945e3ca63c2f3835fa0e5a5c254a7",
"md5": "adb41a109ca2ec50ef0d3047c295686b",
"sha256": "f29b8dd49fcd39fc6b99b6bc9dffc2c1d4ebc1de4cc2ddee34ba881a6c02c528"
},
"downloads": -1,
"filename": "litepcie-2022.12.tar.gz",
"has_sig": false,
"md5_digest": "adb41a109ca2ec50ef0d3047c295686b",
"packagetype": "sdist",
"python_version": "source",
"requires_python": "~=3.6",
"size": 136210,
"upload_time": "2023-04-07T23:10:42",
"upload_time_iso_8601": "2023-04-07T23:10:42.247463Z",
"url": "https://files.pythonhosted.org/packages/de/f4/4f8a776940c4415e8a32ed2fdc4f0ce945e3ca63c2f3835fa0e5a5c254a7/litepcie-2022.12.tar.gz",
"yanked": false,
"yanked_reason": null
}
],
"upload_time": "2023-04-07 23:10:42",
"github": false,
"gitlab": false,
"bitbucket": false,
"lcname": "litepcie"
}
JSON