PyDigger - unearthing stuff about Python


NameVersionSummarydate
openflex 0.1.4 Framework for Logic Synthesis and EXploration 2024-03-24 05:02:05
pyvsc-dataclasses 0.0.1.8311312498 Front-end for capturing Verification Stimulus and Coverage constructs using dataclasses 2024-03-16 23:47:35
hdl-registers 5.1.1 An open-source HDL register interface code generator fast enough to run in real time 2024-03-08 11:18:52
tsfpga 12.3.1 A flexible and scalable development platform for modern FPGA projects 2024-03-08 09:33:37
slvcodec 0.4.18 Utilities for generating VHDL to convert to and from std_logic_vector, as well as utilties to create testbenches described by python. 2024-02-27 18:25:50
magia-flow 0.1.0 Design flow integration and automation with Magia 2024-02-26 21:27:04
magia-hdl 0.5.0 Magia generates Synthesizable SystemVerilog in pythonic syntax 2024-02-20 20:35:45
magia-ip 0.0.1 IP libraries designed with Magia 2024-02-18 21:21:15
rtlpy 1.0.3 A Library of Python Utilities for RTL Design 2024-02-15 18:19:25
cocotb-vivado 0.0.3 Limited cocotb/Python interface for Xilinx Vivado Simulator 2024-02-12 10:28:27
wal-lang 0.8.0 Wal - Wavefile Analysis Language 2024-01-29 17:06:21
syn-magia 0.3.0 Magia generates Synthesizable SystemVerilog in pythonic syntax 2024-01-06 20:57:03
mio-cli 1.3.6 The Moore.io Command Line Interface (CLI) Client is a toolchain for front-end engineering of FPGA/ASIC projects. 2023-12-21 01:53:28
edalize 0.5.4 Library for interfacing EDA tools such as simulators, linters or synthesis tools, using a common interface 2023-12-11 11:49:52
pyucis 0.1.3.7162246580 PyUCIS provides a Python API for manipulating UCIS coverage data. 2023-12-11 02:43:32
zuspec 0.0.1.6885112054 Co-specification of hardware, software, design, and test behavior 2023-11-16 01:40:00
zuspec-dataclasses 0.0.1.6741044156 Front-end for capturing Action Relation Level models using dataclasses 2023-11-03 03:50:05
risktools 0.2.8.4 Python implementation of the R package RTL 2023-10-23 03:35:05
zuspec-be-sw 0.0.1.6503696132 Backend library to generate software output 2023-10-13 03:38:09
dovado-rtl 0.10.11 RTL Design Space Exploration on top of Vivado 2023-04-28 08:23:25
hourdayweektotal
019009842192273
Elapsed time: 0.88881s