# LibreCell - Layout
CMOS Standard Cell layout generator.
## Getting started
See install instructions in top-project.
### Generate a layout
Generate a layout from a SPICE netlist which includes the transistor sizes:
* --output-dir: Directory which will be used to store GDS and LEF of the cell
* --tech: Python script file containing design rules and technology related data
* --netlist: A SPICE netlist containing the netlist of the cell as a sub circuit (`.subckt`).
* --cell: Name of the cell. Must match the name of the sub circuit in the SPICE netlist.
```sh
mkdir mylibrary
lclayout --output-dir mylibrary --tech examples/dummy_tech.py --netlist examples/cells.sp --cell AND2X1
```
## Adapting design rules
Design rulesi and technology related data need to be encoded in a Python script file as shown in `examples/dummy_tech.py`.
Raw data
{
"_id": null,
"home_page": null,
"name": "librecell-layout",
"maintainer": null,
"docs_url": null,
"requires_python": ">=3.7",
"maintainer_email": null,
"keywords": "cmos, cell, layout, generator, klayout, vlsi, asic",
"author": null,
"author_email": "\"T. Kramer\" <code@tkramer.ch>",
"download_url": "https://files.pythonhosted.org/packages/b4/36/e4c57d55304aa041ab9c30d8565ae104eab123b67b31adce80684c092a43/librecell_layout-0.0.23.tar.gz",
"platform": null,
"description": "# LibreCell - Layout\nCMOS Standard Cell layout generator.\n\n## Getting started\n\nSee install instructions in top-project.\n\n### Generate a layout\nGenerate a layout from a SPICE netlist which includes the transistor sizes:\n* --output-dir: Directory which will be used to store GDS and LEF of the cell\n* --tech: Python script file containing design rules and technology related data\n* --netlist: A SPICE netlist containing the netlist of the cell as a sub circuit (`.subckt`).\n* --cell: Name of the cell. Must match the name of the sub circuit in the SPICE netlist.\n\n```sh\nmkdir mylibrary\nlclayout --output-dir mylibrary --tech examples/dummy_tech.py --netlist examples/cells.sp --cell AND2X1\n```\n\n## Adapting design rules\nDesign rulesi and technology related data need to be encoded in a Python script file as shown in `examples/dummy_tech.py`.\n",
"bugtrack_url": null,
"license": "OHL-S v2.0",
"summary": "DEPRECATED - use `lclayout` package instead - CMOS standard-cell layout generator.",
"version": "0.0.23",
"project_urls": {
"Homepage": "https://codeberg.org/librecell/lclayout",
"Issue Tracker": "https://codeberg.org/librecell/lclayout/issues",
"Repository": "https://codeberg.org/librecell/lclayout"
},
"split_keywords": [
"cmos",
" cell",
" layout",
" generator",
" klayout",
" vlsi",
" asic"
],
"urls": [
{
"comment_text": "",
"digests": {
"blake2b_256": "b436e4c57d55304aa041ab9c30d8565ae104eab123b67b31adce80684c092a43",
"md5": "abce292ced9357364f058f3aa3ca7f7c",
"sha256": "bbd4aa4ed98fb9bd928d98e8a10e2952fbce707dd238776f0a9fdcc242f502cc"
},
"downloads": -1,
"filename": "librecell_layout-0.0.23.tar.gz",
"has_sig": false,
"md5_digest": "abce292ced9357364f058f3aa3ca7f7c",
"packagetype": "sdist",
"python_version": "source",
"requires_python": ">=3.7",
"size": 6854,
"upload_time": "2024-04-14T20:28:43",
"upload_time_iso_8601": "2024-04-14T20:28:43.956597Z",
"url": "https://files.pythonhosted.org/packages/b4/36/e4c57d55304aa041ab9c30d8565ae104eab123b67b31adce80684c092a43/librecell_layout-0.0.23.tar.gz",
"yanked": false,
"yanked_reason": null
}
],
"upload_time": "2024-04-14 20:28:43",
"github": false,
"gitlab": false,
"bitbucket": false,
"codeberg": true,
"codeberg_user": "librecell",
"codeberg_project": "lclayout",
"lcname": "librecell-layout"
}
JSON