librecell-lib


Namelibrecell-lib JSON
Version 0.0.12 PyPI version JSON
download
home_pagehttps://codeberg.org/tok/librecell
SummaryCMOS standard cell characterization kit.
upload_time2021-05-21 13:16:22
maintainer
docs_urlNone
authorT. Kramer
requires_python
licenseAGPL
keywords cmos cell characterization vlsi asic
VCS
bugtrack_url
requirements No requirements were recorded.
Travis-CI No Travis.
coveralls test coverage No coveralls.
            # LibreCell - Lib
Characterization kit for CMOS cells.
This Python package comes with a some stand-alone command-line tools:

* Most notably `lctime` for *recognition* and *characterization* of combinational and sequential cells.
* `sp2bool`: Recognition ('reverse engineering') of transistor networks. This is intended for analyzis and debugging.
* `libertyviz`: Visualization of NDLM tables.

## Getting started

See install instructions in top-project.

### Characterize a cell

An ready-to-run example can be found in the `examples` folder.
The script `run_example.sh` should characterize the `INVX1` inverter.

The following example determines the input capacitances and timing delays of a combinational cell.

It is assumed that `FreePDK45` is installed in the users home directory.

Required inputs are:
* --liberty: A template liberty file which defines how the cells should be characterized.
* --include: SPICE files or models to be included.
* --spice: A SPICE file which contains the transistor level circuit of the cell (best including extracted parasitic capacitances).
* --cell: Name of the cell to be characterized.
* --output: Output liberty file which will contain the characterization data.

Characterize a single cell:
```sh
lctime --liberty ~/FreePDK45/osu_soc/lib/files/gscl45nm.lib \
	--include ~/FreePDK45/osu_soc/lib/files/gpdk45nm.m \
    --output-loads "0.05, 0.1, 0.2, 0.4, 0.8, 1.6" \
    --slew-times "0.1, 0.2, 0.4, 0.8, 1.6, 3.2" \
	--spice ~/FreePDK45/osu_soc/lib/source/netlists/AND2X1.pex.netlist \
	--cell AND2X1 \
	--output /tmp/and2x1.lib
```

Characterize multiple cells in the same run:
```sh
lctime --liberty ~/FreePDK45/osu_soc/lib/files/gscl45nm.lib \
	--include ~/FreePDK45/osu_soc/lib/files/gpdk45nm.m \
    --output-loads "0.05, 0.1, 0.2, 0.4, 0.8, 1.6" \
    --slew-times "0.1, 0.2, 0.4, 0.8, 1.6, 3.2" \
	--spice ~/FreePDK45/osu_soc/lib/source/netlists/*.pex.netlist \
	--cell INVX1 AND2X1 XOR2X1 \
	--output /tmp/invx1_and2x1_xor2x1.lib
```

### Cell recognition

Cell types can be recognized automatically such that only a minimal
liberty file needs to be supplied.

```sh
cd examples
lctime --liberty template.lib \
    --analize-cell-function \
    --include gpdk45nm.m \
    --spice INVX1.pex.netlist \
    --cell INVX1 \
    --output-loads "0.05, 0.1, 0.2, 0.4, 0.8, 1.6" \
    --slew-times "0.1, 0.2, 0.4, 0.8, 1.6, 3.2" \
    --output invx1.lib
```

### Sequential cells

Characterization of sequential cells involves finding hold, setup, removal and recovery constraints.

For an example see `examples/run_example_flip-flop.sh`.

### Visualization

Vizualize the result:
```sh
libertyviz -l /tmp/and2x1.lib --cell AND2X1 --pin Y --related-pin A --table cell_rise
```

### Characterize a cell with differential inputs

Differential inputs can be specified in the liberty template with the `complementary_pin` attribute.
Only the non-inverted pin should appear in the liberty file.

Differential pairs can also be recognized based on their naming. For example if pairs are named with suffixes `_p` for
the non-inverted pin and `_n` for the inverted pin:

```sh
lctime --diff %_p,%_n ...
```

### Merging liberty files
`lctime` will output a liberty file containing only one cell. The `libertymerge` command allows to merge this kind of
output file back into the liberty template.

The following example will take `base_liberty.lib` as a template and update its `cell` entries with the data found in
the liberty files in the `characterization` directory.
```sh
libertymerge -b base_liberty.lib \
    -o output_liberty.lib \
    -u characterization/*.lib
```
This approach allows to run characterization runs of multiple cells independently and in parallel (e.g using `make`).

### Recognize a cell
`lctime` can recognize the boolean function of cells based on the transistor network. Besides combinational functions
also memory-loops can be found and abstracted into latches or flip-flops.
The `sp2bool` command can be used to analyze cells and dump information about their behaviour. This can be useful for debugging and verification.

Example:
```sh
# Analyze a combinational cell. 
sp2bool sp2bool --spice ~/FreePDK45/osu_soc/lib/files/cells.sp --cell NAND2X1

# Analyze a flip-flop with asynchronous set and reset signals.
sp2bool sp2bool --spice ~/FreePDK45/osu_soc/lib/files/cells.sp --cell DFFSR
```

For cells with *differential* inputs the `--diff` argument must be used to specify differential pairs.
            

Raw data

            {
    "_id": null,
    "home_page": "https://codeberg.org/tok/librecell",
    "name": "librecell-lib",
    "maintainer": "",
    "docs_url": null,
    "requires_python": "",
    "maintainer_email": "",
    "keywords": "cmos cell characterization vlsi asic",
    "author": "T. Kramer",
    "author_email": "code@tkramer.ch",
    "download_url": "https://files.pythonhosted.org/packages/83/10/8f96ef9abf64470c853f31298135380d3fdbb8bcfd2ea65956f8d4b6c4e3/librecell-lib-0.0.12.tar.gz",
    "platform": "",
    "description": "# LibreCell - Lib\nCharacterization kit for CMOS cells.\nThis Python package comes with a some stand-alone command-line tools:\n\n* Most notably `lctime` for *recognition* and *characterization* of combinational and sequential cells.\n* `sp2bool`: Recognition ('reverse engineering') of transistor networks. This is intended for analyzis and debugging.\n* `libertyviz`: Visualization of NDLM tables.\n\n## Getting started\n\nSee install instructions in top-project.\n\n### Characterize a cell\n\nAn ready-to-run example can be found in the `examples` folder.\nThe script `run_example.sh` should characterize the `INVX1` inverter.\n\nThe following example determines the input capacitances and timing delays of a combinational cell.\n\nIt is assumed that `FreePDK45` is installed in the users home directory.\n\nRequired inputs are:\n* --liberty: A template liberty file which defines how the cells should be characterized.\n* --include: SPICE files or models to be included.\n* --spice: A SPICE file which contains the transistor level circuit of the cell (best including extracted parasitic capacitances).\n* --cell: Name of the cell to be characterized.\n* --output: Output liberty file which will contain the characterization data.\n\nCharacterize a single cell:\n```sh\nlctime --liberty ~/FreePDK45/osu_soc/lib/files/gscl45nm.lib \\\n\t--include ~/FreePDK45/osu_soc/lib/files/gpdk45nm.m \\\n    --output-loads \"0.05, 0.1, 0.2, 0.4, 0.8, 1.6\" \\\n    --slew-times \"0.1, 0.2, 0.4, 0.8, 1.6, 3.2\" \\\n\t--spice ~/FreePDK45/osu_soc/lib/source/netlists/AND2X1.pex.netlist \\\n\t--cell AND2X1 \\\n\t--output /tmp/and2x1.lib\n```\n\nCharacterize multiple cells in the same run:\n```sh\nlctime --liberty ~/FreePDK45/osu_soc/lib/files/gscl45nm.lib \\\n\t--include ~/FreePDK45/osu_soc/lib/files/gpdk45nm.m \\\n    --output-loads \"0.05, 0.1, 0.2, 0.4, 0.8, 1.6\" \\\n    --slew-times \"0.1, 0.2, 0.4, 0.8, 1.6, 3.2\" \\\n\t--spice ~/FreePDK45/osu_soc/lib/source/netlists/*.pex.netlist \\\n\t--cell INVX1 AND2X1 XOR2X1 \\\n\t--output /tmp/invx1_and2x1_xor2x1.lib\n```\n\n### Cell recognition\n\nCell types can be recognized automatically such that only a minimal\nliberty file needs to be supplied.\n\n```sh\ncd examples\nlctime --liberty template.lib \\\n    --analize-cell-function \\\n    --include gpdk45nm.m \\\n    --spice INVX1.pex.netlist \\\n    --cell INVX1 \\\n    --output-loads \"0.05, 0.1, 0.2, 0.4, 0.8, 1.6\" \\\n    --slew-times \"0.1, 0.2, 0.4, 0.8, 1.6, 3.2\" \\\n    --output invx1.lib\n```\n\n### Sequential cells\n\nCharacterization of sequential cells involves finding hold, setup, removal and recovery constraints.\n\nFor an example see `examples/run_example_flip-flop.sh`.\n\n### Visualization\n\nVizualize the result:\n```sh\nlibertyviz -l /tmp/and2x1.lib --cell AND2X1 --pin Y --related-pin A --table cell_rise\n```\n\n### Characterize a cell with differential inputs\n\nDifferential inputs can be specified in the liberty template with the `complementary_pin` attribute.\nOnly the non-inverted pin should appear in the liberty file.\n\nDifferential pairs can also be recognized based on their naming. For example if pairs are named with suffixes `_p` for\nthe non-inverted pin and `_n` for the inverted pin:\n\n```sh\nlctime --diff %_p,%_n ...\n```\n\n### Merging liberty files\n`lctime` will output a liberty file containing only one cell. The `libertymerge` command allows to merge this kind of\noutput file back into the liberty template.\n\nThe following example will take `base_liberty.lib` as a template and update its `cell` entries with the data found in\nthe liberty files in the `characterization` directory.\n```sh\nlibertymerge -b base_liberty.lib \\\n    -o output_liberty.lib \\\n    -u characterization/*.lib\n```\nThis approach allows to run characterization runs of multiple cells independently and in parallel (e.g using `make`).\n\n### Recognize a cell\n`lctime` can recognize the boolean function of cells based on the transistor network. Besides combinational functions\nalso memory-loops can be found and abstracted into latches or flip-flops.\nThe `sp2bool` command can be used to analyze cells and dump information about their behaviour. This can be useful for debugging and verification.\n\nExample:\n```sh\n# Analyze a combinational cell. \nsp2bool sp2bool --spice ~/FreePDK45/osu_soc/lib/files/cells.sp --cell NAND2X1\n\n# Analyze a flip-flop with asynchronous set and reset signals.\nsp2bool sp2bool --spice ~/FreePDK45/osu_soc/lib/files/cells.sp --cell DFFSR\n```\n\nFor cells with *differential* inputs the `--diff` argument must be used to specify differential pairs.",
    "bugtrack_url": null,
    "license": "AGPL",
    "summary": "CMOS standard cell characterization kit.",
    "version": "0.0.12",
    "split_keywords": [
        "cmos",
        "cell",
        "characterization",
        "vlsi",
        "asic"
    ],
    "urls": [
        {
            "comment_text": "",
            "digests": {
                "md5": "bd8e15ebabbc9309d3cc280683e164f2",
                "sha256": "d05e2d789cbd0fd99d76c1cfa7d556527fe9d403908a5001359a19c8c0392de7"
            },
            "downloads": -1,
            "filename": "librecell-lib-0.0.12.tar.gz",
            "has_sig": false,
            "md5_digest": "bd8e15ebabbc9309d3cc280683e164f2",
            "packagetype": "sdist",
            "python_version": "source",
            "requires_python": null,
            "size": 84707,
            "upload_time": "2021-05-21T13:16:22",
            "upload_time_iso_8601": "2021-05-21T13:16:22.644158Z",
            "url": "https://files.pythonhosted.org/packages/83/10/8f96ef9abf64470c853f31298135380d3fdbb8bcfd2ea65956f8d4b6c4e3/librecell-lib-0.0.12.tar.gz",
            "yanked": false,
            "yanked_reason": null
        }
    ],
    "upload_time": "2021-05-21 13:16:22",
    "github": false,
    "gitlab": false,
    "bitbucket": false,
    "lcname": "librecell-lib"
}
        
Elapsed time: 0.29008s