Raw data
{
"_id": null,
"home_page": "",
"name": "morellsecondverpackage",
"maintainer": "",
"docs_url": null,
"requires_python": "",
"maintainer_email": "",
"keywords": "python,verilog,circuits,synthesis",
"author": "Morteza Rezaalipour (MorellRAP)",
"author_email": "<rezaalipour.usi@gmail.com>",
"download_url": "",
"platform": null,
"description": "",
"bugtrack_url": null,
"license": "",
"summary": "A Verilog Class",
"version": "0.0.1",
"split_keywords": [
"python",
"verilog",
"circuits",
"synthesis"
],
"urls": [
{
"comment_text": "",
"digests": {
"blake2b_256": "78f92b47193bab5f17d94063d0afe4d1f489d95ed672f4f6731ee366f2029f19",
"md5": "b66124a818ab1c09b67e2ee2da8e2197",
"sha256": "de59218010c5acd1b98673e56115d742d1bd0e4b1cc828b626a0869f242d11ba"
},
"downloads": -1,
"filename": "morellsecondverpackage-0.0.1-py3-none-any.whl",
"has_sig": false,
"md5_digest": "b66124a818ab1c09b67e2ee2da8e2197",
"packagetype": "bdist_wheel",
"python_version": "py3",
"requires_python": null,
"size": 20007,
"upload_time": "2023-03-18T07:34:54",
"upload_time_iso_8601": "2023-03-18T07:34:54.724064Z",
"url": "https://files.pythonhosted.org/packages/78/f9/2b47193bab5f17d94063d0afe4d1f489d95ed672f4f6731ee366f2029f19/morellsecondverpackage-0.0.1-py3-none-any.whl",
"yanked": false,
"yanked_reason": null
}
],
"upload_time": "2023-03-18 07:34:54",
"github": false,
"gitlab": false,
"bitbucket": false,
"lcname": "morellsecondverpackage"
}