PuEDA
=====
A collection of Python tools for micro-Electronics Design Automation.
PuEDA in an acronym, but also stands for a conjugate for of the Spanish verb "poder" which means "can".
The project was born as part of a group of scripts to test the [cryptech](https://cryptech.is/) [ecdsa256](https://github.com/bat52/cryptech) IP.
# Install (from pypi)
pip3 install pueda
# Install (from github)
pip3 install git+https://github.com/bat52/pueda.git@master
# Example of simple simulation with Icarus Verilog
from pueda.edalize import icarus
icarus(simname='hello', top='hello_tb', src_dirs = ['./hello'])
# Example of simulation with Icarus Verilog
from pueda.edalize import icarus
icarus(simname='counter', top='counter_tb', src_dirs = ['./counter/rtl','./counter/tb'], iverilog_options=['-g2005-sv'])
# Example of simulation with pyverilator
from pueda.pyverilator import pyverilator_wrapper
pv = pyverilator_wrapper(fname='./counter/rtl/counter.v', src_dirs=['./counter/rtl'], command_args = [], dump_en = False)
for _ in range(16):
pv.sim.clock.tick()
print('count = %d' % pv.sim.io.count)
assert(pv.sim.io.count == 0)
# Example of synthesys with yosys
from pueda.yosys import yosys
yosys(top='counter', src_dirs = ['./counter/rtl'], synth_en=True)
# gate count available in ./work_yosys/yosys.log
# Common functions
from pueda.common import *
# list2str : convert a list of strings into a single string
# get_source_files_alldir : returns a file list from a list of directories
# get_source_files: gets all rtl source files from a directory
# get_inc_list: returns a string appending -I to the input list of directories
# get_remote_files: donwload files from an internet url
# vcd_view: visualize a vcd or fst file with gtkwave
# get_clean_work: generate a clean work direactory for a specific tool
# write_file_lines: print a file to screen
Raw data
{
"_id": null,
"home_page": "https://github.com/bat52/pueda",
"name": "pueda",
"maintainer": "",
"docs_url": null,
"requires_python": "",
"maintainer_email": "",
"keywords": "python EDA CAD",
"author": "Marco Merlin",
"author_email": "marcomerli@gmail.com",
"download_url": "https://files.pythonhosted.org/packages/8c/1d/a20e23f5b2f8ad696fac1ef606cacc18a16c012bd00c346e9bccb7af6e72/pueda-0.1.12.tar.gz",
"platform": null,
"description": "PuEDA\n=====\nA collection of Python tools for micro-Electronics Design Automation.\n\nPuEDA in an acronym, but also stands for a conjugate for of the Spanish verb \"poder\" which means \"can\".\nThe project was born as part of a group of scripts to test the [cryptech](https://cryptech.is/) [ecdsa256](https://github.com/bat52/cryptech) IP.\n\n# Install (from pypi)\n pip3 install pueda\n\n# Install (from github)\n pip3 install git+https://github.com/bat52/pueda.git@master\n\n# Example of simple simulation with Icarus Verilog\n from pueda.edalize import icarus\n icarus(simname='hello', top='hello_tb', src_dirs = ['./hello'])\n \n# Example of simulation with Icarus Verilog\n from pueda.edalize import icarus\n icarus(simname='counter', top='counter_tb', src_dirs = ['./counter/rtl','./counter/tb'], iverilog_options=['-g2005-sv'])\n\n# Example of simulation with pyverilator\n from pueda.pyverilator import pyverilator_wrapper\n pv = pyverilator_wrapper(fname='./counter/rtl/counter.v', src_dirs=['./counter/rtl'], command_args = [], dump_en = False)\n\n for _ in range(16):\n pv.sim.clock.tick()\n print('count = %d' % pv.sim.io.count)\n assert(pv.sim.io.count == 0)\n\n# Example of synthesys with yosys\n from pueda.yosys import yosys\n yosys(top='counter', src_dirs = ['./counter/rtl'], synth_en=True)\n # gate count available in ./work_yosys/yosys.log\n\n# Common functions\n from pueda.common import * \n \n # list2str : convert a list of strings into a single string\n # get_source_files_alldir : returns a file list from a list of directories\n # get_source_files: gets all rtl source files from a directory\n # get_inc_list: returns a string appending -I to the input list of directories\n # get_remote_files: donwload files from an internet url\n # vcd_view: visualize a vcd or fst file with gtkwave\n # get_clean_work: generate a clean work direactory for a specific tool\n # write_file_lines: print a file to screen\n\n\n",
"bugtrack_url": null,
"license": "Apache 2.0",
"summary": "Collection of python for micro-Electronic Design Automation",
"version": "0.1.12",
"project_urls": {
"Homepage": "https://github.com/bat52/pueda"
},
"split_keywords": [
"python",
"eda",
"cad"
],
"urls": [
{
"comment_text": "",
"digests": {
"blake2b_256": "8c1da20e23f5b2f8ad696fac1ef606cacc18a16c012bd00c346e9bccb7af6e72",
"md5": "d588fe7dd3e7d3dbb9163979144bd917",
"sha256": "16b3eed917487e1660328cbaaef7aa8a1f31aab7660b826fcedc5863c23523e4"
},
"downloads": -1,
"filename": "pueda-0.1.12.tar.gz",
"has_sig": false,
"md5_digest": "d588fe7dd3e7d3dbb9163979144bd917",
"packagetype": "sdist",
"python_version": "source",
"requires_python": null,
"size": 16687,
"upload_time": "2024-02-10T23:31:20",
"upload_time_iso_8601": "2024-02-10T23:31:20.819050Z",
"url": "https://files.pythonhosted.org/packages/8c/1d/a20e23f5b2f8ad696fac1ef606cacc18a16c012bd00c346e9bccb7af6e72/pueda-0.1.12.tar.gz",
"yanked": false,
"yanked_reason": null
}
],
"upload_time": "2024-02-10 23:31:20",
"github": true,
"gitlab": false,
"bitbucket": false,
"codeberg": false,
"github_user": "bat52",
"github_project": "pueda",
"travis_ci": false,
"coveralls": false,
"github_actions": true,
"requirements": [],
"lcname": "pueda"
}