.. image:: https://tsfpga.com/logos/banner.png
:alt: Project banner
:align: center
|
.. |pic_website| image:: https://tsfpga.com/badges/website.svg
:alt: Website
:target: https://tsfpga.com
.. |pic_repository| image:: https://tsfpga.com/badges/repository.svg
:alt: Repository
:target: https://github.com/tsfpga/tsfpga
.. |pic_chat| image:: https://tsfpga.com/badges/chat.svg
:alt: Chat
:target: https://github.com/tsfpga/tsfpga/discussions
.. |pic_pip_install| image:: https://tsfpga.com/badges/pip_install.svg
:alt: pypi
:target: https://pypi.org/project/tsfpga/
.. |pic_license| image:: https://tsfpga.com/badges/license.svg
:alt: License
:target: https://tsfpga.com/license_information.html
.. |pic_ci_status| image:: https://github.com/tsfpga/tsfpga/actions/workflows/ci.yml/badge.svg?branch=main
:alt: CI status
:target: https://github.com/tsfpga/tsfpga/actions/workflows/ci.yml
.. |pic_python_line_coverage| image:: https://tsfpga.com/badges/python_coverage.svg
:alt: Python line coverage
:target: https://tsfpga.com/python_coverage_html
|pic_website| |pic_repository| |pic_pip_install| |pic_license| |pic_chat| |pic_ci_status|
|pic_python_line_coverage|
tsfpga is a flexible and scalable development platform for modern FPGA projects.
With its Python-based build/simulation flow it is perfect for CI/CD and test-driven development.
The API is simple and easy to use
(a complete `simulation project <https://tsfpga.com/simulation.html>`__ is set up in less than
15 lines).
**See documentation on the website**: https://tsfpga.com
**Check out the source code on GitHub**: https://github.com/tsfpga/tsfpga
Key features
------------
* Source code-centric `project structure <https://tsfpga.com/module_structure.html>`__
for scalability.
Build projects, test configurations, constraints, IP cores, etc. are handled close to the
source code, not in a central monolithic script.
* Automatically adds build/simulation sources if a recognized folder structure is used.
* Enables `local VUnit test configuration
<https://tsfpga.com/simulation.html#local-configuration-of-test-cases>`__ without
multiple ``run.py``.
* Handling of `IP cores <https://tsfpga.com/simulation.html#simulating-with-vivado-ip-cores>`__
and `simlib <https://tsfpga.com/simulation.html#vivado-simulation-libraries>`__
for your simulation project, with automatic re-compile when needed.
* Python-based `Vivado build system <https://tsfpga.com/fpga_build.html>`__ where many builds can
be run in parallel.
* Tightly integrated with `hdl-registers <https://hdl-registers.com>`__.
Register code generation is performed before each simulation and each build.
* Released under the very permissive BSD 3-Clause License.
The maintainers place high focus on quality, with everything having good unit test coverage and a
thought-out structure.
The project is mature and used in many production environments.
Raw data
{
"_id": null,
"home_page": null,
"name": "tsfpga",
"maintainer": null,
"docs_url": null,
"requires_python": ">=3.9",
"maintainer_email": null,
"keywords": "asic, fpga, ci, simulation, test, vhdl, build-automation, eda, test-automation, rtl, verilog, xilinx, synthesis, vivado, systemverilog, implementation, vunit",
"author": "Lukas Vik",
"author_email": "10241915+LukasVik@users.noreply.github.com",
"download_url": "https://files.pythonhosted.org/packages/c6/5e/959a5fde79bee2568dac5da66cd72bc8ec392aaee68bed3f27d7c35a1584/tsfpga-13.0.0.tar.gz",
"platform": null,
"description": ".. image:: https://tsfpga.com/logos/banner.png\n :alt: Project banner\n :align: center\n\n|\n\n.. |pic_website| image:: https://tsfpga.com/badges/website.svg\n :alt: Website\n :target: https://tsfpga.com\n\n.. |pic_repository| image:: https://tsfpga.com/badges/repository.svg\n :alt: Repository\n :target: https://github.com/tsfpga/tsfpga\n\n.. |pic_chat| image:: https://tsfpga.com/badges/chat.svg\n :alt: Chat\n :target: https://github.com/tsfpga/tsfpga/discussions\n\n.. |pic_pip_install| image:: https://tsfpga.com/badges/pip_install.svg\n :alt: pypi\n :target: https://pypi.org/project/tsfpga/\n\n.. |pic_license| image:: https://tsfpga.com/badges/license.svg\n :alt: License\n :target: https://tsfpga.com/license_information.html\n\n.. |pic_ci_status| image:: https://github.com/tsfpga/tsfpga/actions/workflows/ci.yml/badge.svg?branch=main\n :alt: CI status\n :target: https://github.com/tsfpga/tsfpga/actions/workflows/ci.yml\n\n.. |pic_python_line_coverage| image:: https://tsfpga.com/badges/python_coverage.svg\n :alt: Python line coverage\n :target: https://tsfpga.com/python_coverage_html\n\n|pic_website| |pic_repository| |pic_pip_install| |pic_license| |pic_chat| |pic_ci_status|\n|pic_python_line_coverage|\n\ntsfpga is a flexible and scalable development platform for modern FPGA projects.\nWith its Python-based build/simulation flow it is perfect for CI/CD and test-driven development.\nThe API is simple and easy to use\n(a complete `simulation project <https://tsfpga.com/simulation.html>`__ is set up in less than\n15 lines).\n\n**See documentation on the website**: https://tsfpga.com\n\n**Check out the source code on GitHub**: https://github.com/tsfpga/tsfpga\n\nKey features\n------------\n\n* Source code-centric `project structure <https://tsfpga.com/module_structure.html>`__\n for scalability.\n Build projects, test configurations, constraints, IP cores, etc. are handled close to the\n source code, not in a central monolithic script.\n* Automatically adds build/simulation sources if a recognized folder structure is used.\n* Enables `local VUnit test configuration\n <https://tsfpga.com/simulation.html#local-configuration-of-test-cases>`__ without\n multiple ``run.py``.\n* Handling of `IP cores <https://tsfpga.com/simulation.html#simulating-with-vivado-ip-cores>`__\n and `simlib <https://tsfpga.com/simulation.html#vivado-simulation-libraries>`__\n for your simulation project, with automatic re-compile when needed.\n* Python-based `Vivado build system <https://tsfpga.com/fpga_build.html>`__ where many builds can\n be run in parallel.\n* Tightly integrated with `hdl-registers <https://hdl-registers.com>`__.\n Register code generation is performed before each simulation and each build.\n* Released under the very permissive BSD 3-Clause License.\n\nThe maintainers place high focus on quality, with everything having good unit test coverage and a\nthought-out structure.\nThe project is mature and used in many production environments.\n",
"bugtrack_url": null,
"license": "BSD 3-Clause License",
"summary": "A flexible and scalable development platform for modern FPGA projects",
"version": "13.0.0",
"project_urls": {
"Changelog": "https://tsfpga.com/release_notes.html",
"Documentation": "https://tsfpga.com",
"Homepage": "https://tsfpga.com",
"Issues": "https://github.com/tsfpga/tsfpga/issues",
"Repository": "https://github.com/tsfpga/tsfpga"
},
"split_keywords": [
"asic",
" fpga",
" ci",
" simulation",
" test",
" vhdl",
" build-automation",
" eda",
" test-automation",
" rtl",
" verilog",
" xilinx",
" synthesis",
" vivado",
" systemverilog",
" implementation",
" vunit"
],
"urls": [
{
"comment_text": "",
"digests": {
"blake2b_256": "e8ddfbee63e9310fb0efadca483a501cf70bb4e78ef066ca60aba5db61d65562",
"md5": "81e9f819ff63856e45a9f5fe1559dd9a",
"sha256": "fc2f9ffb60d11f79cdf4905a0fac5aee898209d6ce7cbd2a416d8a871b51d1f4"
},
"downloads": -1,
"filename": "tsfpga-13.0.0-py3-none-any.whl",
"has_sig": false,
"md5_digest": "81e9f819ff63856e45a9f5fe1559dd9a",
"packagetype": "bdist_wheel",
"python_version": "py3",
"requires_python": ">=3.9",
"size": 191630,
"upload_time": "2024-10-14T06:43:28",
"upload_time_iso_8601": "2024-10-14T06:43:28.191584Z",
"url": "https://files.pythonhosted.org/packages/e8/dd/fbee63e9310fb0efadca483a501cf70bb4e78ef066ca60aba5db61d65562/tsfpga-13.0.0-py3-none-any.whl",
"yanked": false,
"yanked_reason": null
},
{
"comment_text": "",
"digests": {
"blake2b_256": "c65e959a5fde79bee2568dac5da66cd72bc8ec392aaee68bed3f27d7c35a1584",
"md5": "cdc70e2e2fe7633701cee0f4a6f23a5e",
"sha256": "ecc53d8469ca3465c43584c859e443a25daddc2772e604256444f0b0eea708f3"
},
"downloads": -1,
"filename": "tsfpga-13.0.0.tar.gz",
"has_sig": false,
"md5_digest": "cdc70e2e2fe7633701cee0f4a6f23a5e",
"packagetype": "sdist",
"python_version": "source",
"requires_python": ">=3.9",
"size": 134425,
"upload_time": "2024-10-14T06:43:29",
"upload_time_iso_8601": "2024-10-14T06:43:29.966466Z",
"url": "https://files.pythonhosted.org/packages/c6/5e/959a5fde79bee2568dac5da66cd72bc8ec392aaee68bed3f27d7c35a1584/tsfpga-13.0.0.tar.gz",
"yanked": false,
"yanked_reason": null
}
],
"upload_time": "2024-10-14 06:43:29",
"github": true,
"gitlab": false,
"bitbucket": false,
"codeberg": false,
"github_user": "tsfpga",
"github_project": "tsfpga",
"travis_ci": false,
"coveralls": false,
"github_actions": true,
"lcname": "tsfpga"
}
JSON
