CRC algorithm HDL code generator (VHDL, Verilog, MyHDL)
=======================================================
`Homepage <https://bues.ch/h/crcgen>`_
`Git repository <https://bues.ch/cgit/crcgen.git>`_
`Github repository <https://github.com/mbuesch/crcgen>`_
This tool generates VHDL, Verilog or MyHDL code for use in FPGAs to calculate CRC (Cyclic Redundancy Check) checksums.
The generated HDL code is synthesizable and combinatorial. That means the calculation runs in one clock cycle on an FPGA.
Any combination of CRC algorithm parameters and polynomial coefficients can be selected.
Example usage
=============
Display all options:
.. code:: sh
crcgen -h
Generate Verilog code for CRC-32:
.. code:: sh
crcgen -a CRC-32 -v
Generate VHDL code for CRC-32:
.. code:: sh
crcgen -a CRC-32 -V
Generate Verilog code for a custom non-standard CRC or any standard algorithm that's not included in crcgen's -a list:
.. code:: sh
crcgen -P "x^8 + x^7 + x^5 + x^4 + x^2 + x + 1" -B16 -R -v
Online crcgen
=============
An easy to use online version of crcgen that can be used without installing or downloading anything to your machine is available here:
`Online crcgen <https://bues.ch/h/crcgen>`_
License of the generated HDL code
=================================
The generated code is Public Domain.
Permission to use, copy, modify, and/or distribute this software for any
purpose with or without fee is hereby granted.
THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY
SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES WHATSOEVER
RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN ACTION OF CONTRACT,
NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE
USE OR PERFORMANCE OF THIS SOFTWARE.
License of the generator
========================
Copyright (c) 2019-2023 Michael Büsch <m@bues.ch>
This program is free software; you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation; either version 2 of the License, or (at your option) any later version.
This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for more details.
You should have received a copy of the GNU General Public License along with this program; if not, write to the Free Software Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.
Raw data
{
"_id": null,
"home_page": "https://bues.ch/h/crcgen",
"name": "crcgen",
"maintainer": "",
"docs_url": null,
"requires_python": ">=3.7",
"maintainer_email": "",
"keywords": "CRC Verilog VHDL MyHDL FPGA codegenerator",
"author": "Michael B\u00fcsch",
"author_email": "m@bues.ch",
"download_url": "https://files.pythonhosted.org/packages/be/30/e80f8be56c378d4c9074086806152fd8ce5e477dfefe07776536cd985922/crcgen-2.6.tar.gz",
"platform": null,
"description": "CRC algorithm HDL code generator (VHDL, Verilog, MyHDL)\n=======================================================\n\n`Homepage <https://bues.ch/h/crcgen>`_\n\n`Git repository <https://bues.ch/cgit/crcgen.git>`_\n\n`Github repository <https://github.com/mbuesch/crcgen>`_\n\nThis tool generates VHDL, Verilog or MyHDL code for use in FPGAs to calculate CRC (Cyclic Redundancy Check) checksums.\n\nThe generated HDL code is synthesizable and combinatorial. That means the calculation runs in one clock cycle on an FPGA.\n\nAny combination of CRC algorithm parameters and polynomial coefficients can be selected.\n\n\nExample usage\n=============\n\nDisplay all options:\n\n.. code:: sh\n\n\tcrcgen -h\n\n\nGenerate Verilog code for CRC-32:\n\n.. code:: sh\n\n\tcrcgen -a CRC-32 -v\n\n\nGenerate VHDL code for CRC-32:\n\n.. code:: sh\n\n\tcrcgen -a CRC-32 -V\n\n\nGenerate Verilog code for a custom non-standard CRC or any standard algorithm that's not included in crcgen's -a list:\n\n.. code:: sh\n\n\tcrcgen -P \"x^8 + x^7 + x^5 + x^4 + x^2 + x + 1\" -B16 -R -v\n\n\nOnline crcgen\n=============\n\nAn easy to use online version of crcgen that can be used without installing or downloading anything to your machine is available here:\n\n`Online crcgen <https://bues.ch/h/crcgen>`_\n\n\nLicense of the generated HDL code\n=================================\n\nThe generated code is Public Domain.\n\nPermission to use, copy, modify, and/or distribute this software for any\npurpose with or without fee is hereby granted.\n\nTHE SOFTWARE IS PROVIDED \"AS IS\" AND THE AUTHOR DISCLAIMS ALL WARRANTIES\nWITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF\nMERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY\nSPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES WHATSOEVER\nRESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN ACTION OF CONTRACT,\nNEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE\nUSE OR PERFORMANCE OF THIS SOFTWARE.\n\n\nLicense of the generator\n========================\n\nCopyright (c) 2019-2023 Michael B\u00fcsch <m@bues.ch>\n\nThis program is free software; you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation; either version 2 of the License, or (at your option) any later version.\n\nThis program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for more details.\n\nYou should have received a copy of the GNU General Public License along with this program; if not, write to the Free Software Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.\n",
"bugtrack_url": null,
"license": "GNU General Public License v2 or later",
"summary": "CRC algorithm HDL code generator (VHDL, Verilog, MyHDL)",
"version": "2.6",
"project_urls": {
"Homepage": "https://bues.ch/h/crcgen"
},
"split_keywords": [
"crc",
"verilog",
"vhdl",
"myhdl",
"fpga",
"codegenerator"
],
"urls": [
{
"comment_text": "",
"digests": {
"blake2b_256": "be30e80f8be56c378d4c9074086806152fd8ce5e477dfefe07776536cd985922",
"md5": "05cd3f1d3c09940e47c1f7658b4f7feb",
"sha256": "c1546bd8d97d50cec6755fd42deafc4d99bb869378184700b768b614bd2edc4c"
},
"downloads": -1,
"filename": "crcgen-2.6.tar.gz",
"has_sig": false,
"md5_digest": "05cd3f1d3c09940e47c1f7658b4f7feb",
"packagetype": "sdist",
"python_version": "source",
"requires_python": ">=3.7",
"size": 23172,
"upload_time": "2023-10-13T20:56:15",
"upload_time_iso_8601": "2023-10-13T20:56:15.448434Z",
"url": "https://files.pythonhosted.org/packages/be/30/e80f8be56c378d4c9074086806152fd8ce5e477dfefe07776536cd985922/crcgen-2.6.tar.gz",
"yanked": false,
"yanked_reason": null
}
],
"upload_time": "2023-10-13 20:56:15",
"github": false,
"gitlab": false,
"bitbucket": false,
"codeberg": false,
"lcname": "crcgen"
}
JSON