```
__ _ __ ___________ _ __
/ / (_) /____ / _/ ___/ / (_)__ / /__
/ /__/ / __/ -_)/ // /__/ /__/ / _ \/ '_/
/____/_/\__/\__/___/\___/____/_/_//_/_/\_\
Copyright 2017-2022 / EnjoyDigital
Small footprint and configurable Inter-Chip
communication cores powered by Migen & LiteX
```
[](https://github.com/enjoy-digital/liteiclink/actions) 
[> Intro
--------
LiteICLink provides small footprint and configurable inter chip communication
cores.
LiteICLink is part of LiteX libraries whose aims are to lower entry level of
complex FPGA cores by providing simple, elegant and efficient implementations
of components used in today's SoC such as Ethernet, SATA, PCIe, SDRAM Controller...
Using Migen to describe the HDL allows the core to be highly and easily configurable.
LiteICLink can be used as LiteX library or can be integrated with your standard
design flow by generating the verilog rtl that you will use as a standard core.
[> Features
-----------
SerWB:
- Wishbone over 3 LVDS I/Os (high speed) or 3 Single-Ended I/Os (low speed).
- Artix7, Kintex7, Kintex Ultrascale high-speed PHYs.
- Vendor agnostic low-speed PHY.
- 8B/10B, integrated gearbox.
- Up to 1.25Gbps linerate / 32 bits @ 31.25Mhz user interface.
- Automatic sampling window adjustement at startup.
- Encapsulated Etherbone protocol with buffered writes.
SerDes:
- Artix7 GTP support.
- Kintex7 GTX support.
- Ultrascale GTH support.
- Ultrascale+ GTY support.
- Lattice ECP5 support.
[> FPGA Proven
---------------
LiteICLink is already used in commercial and open-source designs:
- Software Defined Radio boards for CPRI/JESD204B: http://enjoy-digital.fr/
- USB3 Pipe: https://github.com/enjoy-digital/usb3_pipe
- ARTIQ: https://m-labs.hk/artiq/
- and others commercial designs...
[> Possible improvements
------------------------
- add support for Altera SerDes.
- add support for Lattice Crosslink NX SerDes.
- add more documentation
- ... See below Support and consulting :)
If you want to support these features, please contact us at florent [AT]
enjoy-digital.fr.
[> Getting started
------------------
1. Install Python 3.6+ and FPGA vendor's development tools.
2. Install LiteX and the cores by following the LiteX's wiki [installation guide](https://github.com/enjoy-digital/litex/wiki/Installation).
3. You can find examples of integration of the core with LiteX in LiteX-Boards and in the examples directory.
[> Tests
--------
Unit tests are available in ./test/.
To run all the unit tests:
```sh
$ ./setup.py test
```
Tests can also be run individually:
```sh
$ python3 -m unittest test.test_name
```
[> License
----------
LiteICLink is released under the very permissive two-clause BSD license. Under the
terms of this license, you are authorized to use LiteICLink for closed-source
proprietary designs.
Even though we do not require you to do so, those things are awesome, so please
do them if possible:
- tell us that you are using LiteICLink
- cite LiteICLink in publications related to research it has helped
- send us feedback and suggestions for improvements
- send us bug reports when something goes wrong
- send us the modifications and improvements you have done to LiteICLink.
[> Support and consulting
-------------------------
We love open-source hardware and like sharing our designs with others.
LiteICLink is developed and maintained by EnjoyDigital.
If you would like to know more about LiteICLink or if you are already a happy user
and would like to extend it for your needs, EnjoyDigital can provide standard
commercial support as well as consulting services.
So feel free to contact us, we'd love to work with you! (and eventually shorten
the list of the possible improvements :)
[> Contact
----------
E-mail: florent [AT] enjoy-digital.fr
Raw data
{
"_id": null,
"home_page": "http://enjoy-digital.fr",
"name": "liteiclink",
"maintainer": null,
"docs_url": null,
"requires_python": "~=3.7",
"maintainer_email": null,
"keywords": "HDL ASIC FPGA hardware design",
"author": "Florent Kermarrec",
"author_email": "florent@enjoy-digital.fr",
"download_url": "https://files.pythonhosted.org/packages/0d/5d/d322511b2c26ef63426c92c78c196557555c60e98e863e00fcd6ecb7fadd/liteiclink-2023.12.tar.gz",
"platform": null,
"description": "```\n __ _ __ ___________ _ __\n / / (_) /____ / _/ ___/ / (_)__ / /__\n / /__/ / __/ -_)/ // /__/ /__/ / _ \\/ '_/\n /____/_/\\__/\\__/___/\\___/____/_/_//_/_/\\_\\\n\n Copyright 2017-2022 / EnjoyDigital\n\n Small footprint and configurable Inter-Chip\n communication cores powered by Migen & LiteX\n```\n\n[](https://github.com/enjoy-digital/liteiclink/actions) \n\n\n[> Intro\n--------\nLiteICLink provides small footprint and configurable inter chip communication\ncores.\n\nLiteICLink is part of LiteX libraries whose aims are to lower entry level of\ncomplex FPGA cores by providing simple, elegant and efficient implementations\nof components used in today's SoC such as Ethernet, SATA, PCIe, SDRAM Controller...\n\nUsing Migen to describe the HDL allows the core to be highly and easily configurable.\n\nLiteICLink can be used as LiteX library or can be integrated with your standard\ndesign flow by generating the verilog rtl that you will use as a standard core.\n\n[> Features\n-----------\nSerWB:\n - Wishbone over 3 LVDS I/Os (high speed) or 3 Single-Ended I/Os (low speed).\n - Artix7, Kintex7, Kintex Ultrascale high-speed PHYs.\n - Vendor agnostic low-speed PHY.\n - 8B/10B, integrated gearbox.\n - Up to 1.25Gbps linerate / 32 bits @ 31.25Mhz user interface.\n - Automatic sampling window adjustement at startup.\n - Encapsulated Etherbone protocol with buffered writes.\n\nSerDes:\n - Artix7 GTP support.\n - Kintex7 GTX support.\n - Ultrascale GTH support.\n - Ultrascale+ GTY support.\n - Lattice ECP5 support.\n\n[> FPGA Proven\n---------------\nLiteICLink is already used in commercial and open-source designs:\n- Software Defined Radio boards for CPRI/JESD204B: http://enjoy-digital.fr/\n- USB3 Pipe: https://github.com/enjoy-digital/usb3_pipe\n- ARTIQ: https://m-labs.hk/artiq/\n- and others commercial designs...\n\n[> Possible improvements\n------------------------\n- add support for Altera SerDes.\n- add support for Lattice Crosslink NX SerDes.\n- add more documentation\n- ... See below Support and consulting :)\n\nIf you want to support these features, please contact us at florent [AT]\nenjoy-digital.fr.\n\n[> Getting started\n------------------\n1. Install Python 3.6+ and FPGA vendor's development tools.\n2. Install LiteX and the cores by following the LiteX's wiki [installation guide](https://github.com/enjoy-digital/litex/wiki/Installation).\n3. You can find examples of integration of the core with LiteX in LiteX-Boards and in the examples directory.\n\n[> Tests\n--------\nUnit tests are available in ./test/.\nTo run all the unit tests:\n```sh\n$ ./setup.py test\n```\n\nTests can also be run individually:\n```sh\n$ python3 -m unittest test.test_name\n```\n\n[> License\n----------\nLiteICLink is released under the very permissive two-clause BSD license. Under the\nterms of this license, you are authorized to use LiteICLink for closed-source\nproprietary designs.\nEven though we do not require you to do so, those things are awesome, so please\ndo them if possible:\n - tell us that you are using LiteICLink\n - cite LiteICLink in publications related to research it has helped\n - send us feedback and suggestions for improvements\n - send us bug reports when something goes wrong\n - send us the modifications and improvements you have done to LiteICLink.\n\n[> Support and consulting\n-------------------------\nWe love open-source hardware and like sharing our designs with others.\n\nLiteICLink is developed and maintained by EnjoyDigital.\n\nIf you would like to know more about LiteICLink or if you are already a happy user\nand would like to extend it for your needs, EnjoyDigital can provide standard\ncommercial support as well as consulting services.\n\nSo feel free to contact us, we'd love to work with you! (and eventually shorten\nthe list of the possible improvements :)\n\n[> Contact\n----------\nE-mail: florent [AT] enjoy-digital.fr\n",
"bugtrack_url": null,
"license": "BSD",
"summary": "Small footprint and configurable Inter-Chip communication cores",
"version": "2023.12",
"project_urls": {
"Download": "https://github.com/enjoy-digital/liteiclink",
"Homepage": "http://enjoy-digital.fr"
},
"split_keywords": [
"hdl",
"asic",
"fpga",
"hardware",
"design"
],
"urls": [
{
"comment_text": "",
"digests": {
"blake2b_256": "0d5dd322511b2c26ef63426c92c78c196557555c60e98e863e00fcd6ecb7fadd",
"md5": "d95d57334d02eac291f2e37015842e09",
"sha256": "e0fe19b16be087a4911b373e29bd4e49717f18319b629527bed84d3b8ebfef90"
},
"downloads": -1,
"filename": "liteiclink-2023.12.tar.gz",
"has_sig": false,
"md5_digest": "d95d57334d02eac291f2e37015842e09",
"packagetype": "sdist",
"python_version": "source",
"requires_python": "~=3.7",
"size": 81177,
"upload_time": "2024-04-18T20:33:04",
"upload_time_iso_8601": "2024-04-18T20:33:04.398484Z",
"url": "https://files.pythonhosted.org/packages/0d/5d/d322511b2c26ef63426c92c78c196557555c60e98e863e00fcd6ecb7fadd/liteiclink-2023.12.tar.gz",
"yanked": false,
"yanked_reason": null
}
],
"upload_time": "2024-04-18 20:33:04",
"github": true,
"gitlab": false,
"bitbucket": false,
"codeberg": false,
"github_user": "enjoy-digital",
"github_project": "liteiclink",
"travis_ci": false,
"coveralls": false,
"github_actions": true,
"lcname": "liteiclink"
}
JSON
