PyDigger - unearthing stuff about Python


NameVersionSummarydate
vsc-solvers 0.0.1.10096030155 Core Verification Stimulus and Coverage library 2024-07-25 14:32:37
zuspec-arl-dm 0.0.1.10086629414 Core ARL data model library 2024-07-25 01:35:00
vsc-dm 0.0.1.10086453070 Core Verification Stimulus and Coverage library 2024-07-25 01:16:09
svdata 0.0.13 Parse systemverilog files in Python. 2024-07-24 05:41:54
sv-simpleparser 0.0.6 A simple SystemVerilog parser 2024-07-10 11:15:59
zuspec-be-sw 0.0.1.9831947446 Backend library to generate software output 2024-07-08 01:21:16
ivpm 1.1.3.9355390905 IVPM (IP and Verification Package Manager) is a project-internal package manager. 2024-06-03 18:29:25
mio-cli 1.3.8 The Moore.io Command Line Interface (CLI) Client is a toolchain for front-end engineering of FPGA/ASIC projects. 2024-05-17 12:13:59
pyhdl-if 0.0.1.9053152306 Python interface for HDL programming interfaces 2024-05-12 17:42:56
pyhdl-call-if 0.0.1.8682446142 Python interface for HDL programming interfaces 2024-04-15 02:48:41
pyhdl-tlm-if 0.0.1 Python interface for HDL programming interfaces 2024-04-13 19:18:52
pyhdl-pi-if 0.0.1.8675558542 Python interface for HDL programming interfaces 2024-04-13 18:44:50
pyvsc-dataclasses 0.0.1.8548344824 Front-end for capturing Verification Stimulus and Coverage constructs using dataclasses 2024-04-04 02:20:33
pyapi-compat-if 0.0.1.8428028712 Core Verification Stimulus and Coverage library 2024-03-25 22:51:34
zuspec-arl-eval 0.0.1.8427873686 Core ARL data model library 2024-03-25 22:37:52
zuspec-sv 0.0.1.8404632036 Core ARL data model library 2024-03-23 21:42:55
ipxact2sv 1.0.6 Generate SystemVerilog, html, rst, md, pdf, docx, C headers from an IPXACT description 2024-03-11 19:56:34
peakrdl-sv 0.0.1 A SystemRDL exporter for SystemVerilog 2024-03-07 11:54:22
magia-hdl 0.5.0 Magia generates Synthesizable SystemVerilog in pythonic syntax 2024-02-20 20:35:45
magia-ip 0.0.1 IP libraries designed with Magia 2024-02-18 21:21:15
hourdayweektotal
1517339230230799
Elapsed time: 0.95106s